Abstract-The short circuit performance of a 3 rd generation 10 kV/20 A SiC MOSFET with short channel is characterized in this paper. The platform consisting of a phase-leg configuration, which can test both hard switching fault (HSF) and fault under load (FUL) types of fault, is introduced in detail. A Si IGBT based solid state circuit breaker is developed for short circuit test. The short circuit protection having a response time of 1.5 μs is validated by the test platform. The short circuit characteristics for both the HSF and FUL types at 6 kV DC-link are presented and analyzed.
INTRODUCTION
Silicon Carbide (SiC) power semiconductors show superior performance on the device's voltage rating and switching frequency in medium and high voltage levels (> 3.3 kV), considering the higher breakdown field strength of SiC and lower switching loss of high voltage (HV) SiC devices. Therefore, the HV SiC devices can be potentially applied in medium and high voltage SiC-based converters, e.g. medium voltage (MV) motor drives [1] - [3] and grid interface converters [4] - [7] , bringing great benefits in power efficiency, weight, size, and control bandwidth over Si-based converters.
The development rate of high voltage SiC devices has increased in the past 5 years. Some efforts have been made to characterize HV SiC power semiconductors [8] . However, many key characteristics essential for successful application have not been extensively measured or understood. Among them, the short circuit performance is one of the most critical from users' perspective. The short circuit characterization and performance of 1.2 kV and 1.7 kV SiC device has been presented [9] - [12] . Short circuit protection is also proposed in [13] - [15] . But there is limited published research regarding the short circuit behavior of high voltage SiC devices. The 1st generation 10 kV/10 A SiC MOSFET has been characterizedbut only for the hard switching fault (HSF) condition [16] . Even though Cree/Wolfspeed has published the 10 kV SiC MOSFET which has enhanced short circuit capability with long channel and >10 µs short circuit withstand time [17] , most of the HV SiC MOSFETs are still short channel and can only survive within 2 ~ 5 µs during the short circuit. This paper focuses on the 3rd generation 10 kV/20 A SiC MOSFET with short channel produced by Cree/Wolfspeed. The MOSFET module, manufactured by Danfoss Silicon Power, is shown in Fig. 1 . The short circuit withstand time of the MOSFET is approximately 2 μs. The platform, which can test both HSF and fault under load (FUL), is introduced. The short circuit protection with a response time of 1.5 μs is also validated. The short circuit characteristics for both the HSF and FUL types are demonstrated and discussed. 
II. SHORT CIRCUIT TEST PLATFORM
The MOSFET module shown in Fig. 1 has two distinct sections. The first section (left) is a single phase rectifier made of four 10 kV/20 A JBS diodes and the second section (right) is an H-bridge constructed from four 3rd generation 10 kV/20 A SiC MOSFETs and four 10 kV/20 A anti-parallel JBS diodes. Only one phase-leg from the H-bridge section will be used in the short circuit test platform. Cdc is the DC-link capacitor and will be charged by a high voltage DC power supply (up to 15 kV dc). The decoupling capacitor Cdec is needed to maintain the DC voltage of the power module constant during the short circuit. Ls1 is the stray inductance on the cable connecting Cdc with the power module (around 3 µH). Lsc is short circuit inductance. The gate-to-source of the upper device is shorted. The picture of the short circuit test platform is shown in Fig. 2 . considering the voltage isolation is not required. The range of the current probe should be large enough because the saturation current of the 10 kV SiC MOSFET during the short circuit will be very high. The CWT ultra mini Rogowski coil is selected. The Rogowski coil is easily disturbed by high dv/dt and should be placed at the source terminal of the device under test (DUT). The common mode current during the short circuit flows through the probe and oscilloscope, resulting in a nonnegligible voltage drop on the stray inductance of the probe cable. Therefore, the stray inductance of the probe cable should be minimized by decreasing the area of the measurement loop. 
A. Control Signal
A 10 kV solid state circuit breaker (SSCB) is paralleled between the drain and source of the upper device. By timing the control signals of lower device (S1) and SSCB (S2), the short circuit performance of the lower device, which is also the DUT, both during HSF and FUL conditions can be evaluated. The gating sequence of S1 and S2 to achieve HSF and FUL are shown in Fig. 3 . 1) HSF test: S2 turns on at t0 first and keeps in on-state. S2 should completely turn on before t1. At t1, the turning-on of S1 causes the short circuit. From t1 to t2, S1 operates in the short circuit condition. The short circuit protection of S1 is triggered at t2 and S1 shuts off. The time length of S1's control signal for on-state (i.e. t3 -t1) should be longer than the response time of the short circuit protection (i.e. t2 -t1), so that the short circuit protection can be triggered and tested. After a short period, S2 turns off at t4. The time length t4 -t0 should be shorter than the SSCB's short circuit withstand time to stay within the safety operating area.
2) FUL test: S1 begins to turn on at t0 and completely turns on before t1. The fault caused by the sudden short circuit at the load side can be emulated by the turning-on of S2 at t1. The short circuit protection of S1 is triggered at t2 and S1 shuts off immediately. S2 turns off at t4. 
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B. Decoupling Capacitance
There is a nonnegligible voltage drop on Ls1 during the short circuit. Therefore, the decoupling capacitor Cdec is significant to maintain the DC voltage of the power module during the short circuit test. Cdec and the power module should be placed as close as possible. Different from the setup of Cdec for the double pulse test (DPT) platform, Cdec for the short circuit test platform should be sufficient to supply the energy loss of the device and the energy storage of Lsc. The variation of the DC voltage of the power module during the short circuit test can be approximately described by: 2 0.5
Eloss is the energy loss of the MOSFET during the short circuit and 20 J is used as the maximum Eloss. Isat is the saturation current of the MOSFET at rated DC-link voltage and estimated to be less than 400 A. Lsc is about 1 µH. In the DPT platform, Cdec is 20 nF which is enough to suppress the voltage spike during normal switching transients. However, if the maximum allowable voltage variation is 10% during the short circuit test, the minimum Cdec can be calculated as 5.6 µF which is much higher. Fig. 4 shows the comparison of the short circuit test with different Cdec. The HSF type of short circuit is tested under 3 kV DC-link voltage. A 20 nF Cdec, which is the same with that for the DPT platform, is used in Fig. 4(a) . The DC voltage of the power module drops 2.1 kV during the short circuit test, resulting in a big error for the energy loss and saturation current evaluation. When Cdec increases to 12 µF, the DC voltage can be maintained and the voltage drop is only 150 V, as shown in Fig. 4(b) . Therefore, the sufficient Cdec is very important for the short circuit test. 
C. SSCB Design
The SSCB in the platform should satisfy some requirements including:
1) The saturation current of the SSCB should be higher than that of the 10 kV SiC MOSFET, so that the MOSFET will withstand complete DC-link voltage during the short circuit;
2) The SSCB is required to have good short circuit capability for safety consideration (>10 μs short circuit withstand time);
3) The turn-on speed of the SSCB plays an important role during the FUL type of short circuit. It should be fast enough, in order to emulate a sudden short circuit at the load side and minimize its impact on the short circuit performance of the 10 kV SiC MOSFET. Therefore, the conventional Si IGBT, which stably has >10 μs short circuit withstand time, is applied. The SSCB is made up of three 3 kV IGBTs in series connection. IXBF55N300 is selected and +15 V/-5 V is applied for the gated drive bias voltage. The switching speed is determined by the time constant of the gate drive (i.e. Rgon×Cge). The time constant of the gate drive of the SSCB (Rgon = 10 Ω, Cge = 7 nF) is the same with that of the 10 kV SiC MOSFET (Rgon = 15 Ω, Cge = 4.7 nF) and equals 70 ns. The over-voltage protection through the active gate clamping and the desaturation protection with 10 μs response time for short circuit are applied for the SSCB. The picture of the SSCB is shown in Fig. 5 . 
III. TEST RESULTS AND DISCUSSION
A. Short Circuit Protection Validation
The desaturation protection with 1.5 µs response time is applied to protect the device from short circuit. The short circuit protection needs to be validated at low DC-link voltage first to make sure the device stays within the safe operating area during the short circuit test. In this step, a low DC-link voltage (500 V) and a large Lsc (14 μH) are applied. The test waveform of the short circuit protection is shown in Fig. 6 . At t = 800 ns, the MOSFET turns on and id begins to rise. Lsc withstands the DC-link voltage vDC and di/dt is determined by vDC and Lsc. At t = 2.43 µs, id exceeds the protection threshold value 50 A. The short circuit protection is triggered at t = 3.91 µs while the turn-off current reaches 112 A. Due to a low di/dt (36 A/μs), the time point that the current exceeds its threshold can be accurately captured and the response time can be easily measured. It can be seen the response time of short circuit protection is about 1.48 μs.
B. HSF Type of Fault
The experimental results of HSF type of short circuit at 6 kV DC-link are shown in Fig. 7 . The short circuit happens at 400 ns when the DUT turns on and the SSCB is already in ON state. After a 60 ns turn-on delay, the MOSFET current id begins to rise and reaches the saturation value at 1.2 µs. The average rising rate did/dt is 0.49 A/ns when Rgon = 15 Ω and Lsc = 1 µH. The saturation current Isat at 6 kV DC-link is 362.6 A, which is 18 times of the rated current of the 10 kV MOSFET. At 1.6 µs, the short circuit protection is triggered and the DUT shuts off. The maximum DC-link voltage drop is 580 V in the period that charges Lsc. When id reaches its saturation value, the voltage drop is less than 100 V which can be negligible. The short circuit loss Eloss, which is the integral of vds•id, equals 1.77 J. Different from the protection in Fig. 6 , because the delay time of the protection circuit (i.e. 300 ns) does not impact the short circuit response, the response time here is only 1.2 µs. 
C. FUL Type of Fault
The experimental results of FUL type of short circuit at 6 kV DC-link are shown in Fig. 8 . The short circuit happens at 150 ns when the SSCB turns on and the DUT is already in ON state. id begins to rise and the rising rate is determined by the turn-on speed of the SSCB. id reaches the protection threshold 50 A at 200 ns and the saturation value 360 A at 900 ns with an average did/dt of 0.48 A/ns. The turn-on speed of the SSCB is similar with that of the 10 kV SiC MOSFET and fast enough to emulate a sudden short circuit at the load side. Isat is nearly the same with that in HSF type. vds begins to increase rapidly at 350 ns when id approaches 200 A. vds reaches the DC-link voltage at 950 ns of an average dvds/dt of 10 V/ns. Considering vds is a function id in this period, dvds/dt is related to did/dt. The short circuit protection is triggered at 1.7 µs. The response time of the short circuit protection in FUL type is 1.5 µs. Due to a longer response time, Eloss in the FUL is 2.2 J and larger than that in the HSF. The high dvds/dt in the FUL charges the gate-source capacitor Cgs through the miller capacitor Cgd, resulting in a voltage spike at gate-source voltage vgs. The voltage spike at vgs may cause a current spike at id, which has been reported for low voltage SiC power semiconductors [11] . For the 10 kV SiC MOSFET, the voltage spike of vgs can only be observed when vds is low and the spike value is 3.4 V. While vds becomes higher, the vgs spike can be neglected. Therefore, there is no current spike observed in the FUL. The variation of vgs can be described by:
where vgON is the positive bias of the gate drive. The turn-off gate resistance Rgoff is 3 Ω and Cgs is 4.7 nF. The time constant of the gate drive Rgoff • Cgs equals 14.1 ns. The parasitic capacitance of the 10 kV SiC MOSFET can be tested by the curve tracer Keysight B1505A and its capacitance test fixture N1273A which can test C -V curves up to 3 kV. Cgd at vds = 3 kV is used to evaluate dvds/dt impact considering Cgd at 6 kV is lower than at 3 kV. The parasitic capacitance is shown in Fig. 9 . It can be seen that the ratio Cgd/Cgs is only 6.4×10 -4 at 3 kV. dvds/dt at 3 kV is 12.7 V/ns and reduces with the increasing vds. It can be calculated that the maximum spike of vgs is around 0.11 V which can be neglected. Therefore, the current spike is negligible in the FUL. In LV SiC MOSFETs, a higher Cgd/Cgs (e.g. 6×10
-3 for C2M0160120D) may result in a non-negligible spike of vgs.
IV. CONCLUSION
A short circuit test platform is built for 10 kV SiC MOSFET. Both HSF and FUL types of short circuit can be tested by the platform. The short circuit protection with 1.5 μs can be validated by the platform. The saturation current reaches 360 A at 6 kV dc-link which is 18 times of the current rating of device, and the total power loss reaches around 2 J. At 6 kV dc-link, the short circuit protection with 1.5 μs response time can stay within the safe operating area of the 10 kV SiC MOSFET both during HSF and FUL types of faults. 
